

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)



(51) International Patent Classification 6 : H01L 21/322, 29/12, 29/36		A1	(11) International Publication Number: WO 98/38675
			(43) International Publication Date: 3 September 1998 (03.09.98)
(21) International Application Number: PCT/US98/03686 (22) International Filing Date: 25 February 1998 (25.02.98) (30) Priority Data: 08/806,436 26 February 1997 (26.02.97) US (71) Applicant: MEMC ELECTRONIC MATERIALS, INC. [US/US]; 501 Pearl Drive, P.O. Box 8, St. Peters, MO 63376 (US). (72) Inventors: FALSTER, Robert; Via Caradosso, 11, I-20123 Milan (IT). CORNARA, Marco; Via Roma, 117/B, I-28066 Galliate (IT). GAMBARO, Daniela; Via Roma, 117/B, I-28066 Galliate (IT). OLMO, Massimiliano; Viale Verdi, 11, I-28100 Novara (IT). (74) Agents: HEJLEK, Edward, J. et al.; Senniger, Powers, Leavitt & Roedel, 16th floor, One Metropolitan Square, St. Louis, MO 63102 (US).		(81) Designated States: CN, JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
(54) Title: IDEAL OXYGEN PRECIPITATING SILICON WAFERS AND OXYGEN OUT-DIFFUSION-LESS PROCESS THEREFOR			
(57) Abstract <p>A process for heat-treating a single crystal silicon wafer (1) to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step. The wafer has a front surface (3), a back surface (5), and a central plane (7) between the front and back surfaces. In the process, the wafer is subjected to a heat-treatment (S2) to form crystal lattice vacancies (13), the vacancies being formed in the bulk of the silicon. The wafer is then cooled from the temperature of the heat treatment at a rate which allows some, but not all, of the crystal lattice vacancies to diffuse to the front surface to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer.</p>			

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

IDEAL OXYGEN PRECIPITATING SILICON WAFERS AND
OXYGEN OUT-DIFFUSION-LESS PROCESS THEREFOR

BACKGROUND OF THE INVENTION

The present invention generally relates to the
5 preparation of semiconductor material substrates,
especially silicon wafers, which are used in the
manufacture of electronic components. More particularly,
the present invention relates to a process for the
treatment of silicon wafers which enables the wafers,
10 during the heat treatment cycles of essentially any
arbitrary electronic device manufacturing process to form
an ideal, non-uniform depth distribution of oxygen
precipitates.

Single crystal silicon, which is the starting
15 material for most processes for the fabrication of
semiconductor electronic components, is commonly prepared
with the so-called Czochralski process wherein a single
seed crystal is immersed into molten silicon and then
grown by slow extraction. As molten silicon is contained
20 in a quartz crucible, it is contaminated with various
impurities, among which is mainly oxygen. At the
temperature of the silicon molten mass, oxygen comes into
the crystal lattice until it reaches a concentration
determined by the solubility of oxygen in silicon at the
25 temperature of the molten mass and by the actual
segregation coefficient of oxygen in solidified silicon.
Such concentrations are greater than the solubility of
oxygen in solid silicon at the temperatures typical for
the processes for the fabrication of electronic devices.
30 As the crystal grows from the molten mass and cools,
therefore, the solubility of oxygen in it decreases
rapidly, whereby in the resulting slices or wafers,
oxygen is present in supersaturated concentrations.

Thermal treatment cycles which are typically
35 employed in the fabrication of electronic devices can

cause the precipitation of oxygen in silicon wafers which are supersaturated in oxygen. Depending upon their location in the wafer, the precipitates can be harmful or beneficial. Oxygen precipitates located in the active
5 device region of the wafer can impair the operation of the device. Oxygen precipitates located in the bulk of the wafer, however, are capable of trapping undesired metal impurities that may come into contact with the wafer. The use of oxygen precipitates located in the
10 bulk of the wafer to trap metals is commonly referred to as internal or intrinsic gettering ("IG").

Historically, electronic device fabrication processes included a series of steps which were designed to produce silicon having a zone or region near the
15 surface of the wafer which is free of oxygen precipitates (commonly referred to as a "denuded zone" or a "precipitate free zone") with the balance of the wafer, i.e., the wafer bulk, containing a sufficient number of oxygen precipitates for IG purposes. Denuded zones can
20 be formed, for example, in a high-low-high thermal sequence such as (a) oxygen out-diffusion heat treatment at a high temperature ($>1100^{\circ}\text{C}$) in an inert ambient for a period of at least about 4 hours, (b) oxygen
precipitate nuclei formation at a low temperature (600-
25 750°C), and (c) growth of oxygen (SiO_2) precipitates at a high temperature ($1000-1150^{\circ}\text{C}$). See, e.g., F. Shimura, Semiconductor Silicon Crystal Technology, Academic Press, Inc., San Diego California (1989) at pages 361-367 and the references cited therein.

30 More recently, however, advanced electronic device manufacturing processes such as DRAM manufacturing processes have begun to minimize the use of high temperature process steps. Although some of these processes retain enough of the high temperature process
35 steps to produce a denuded zone and sufficient density of bulk precipitates, the tolerances on the material are too

tight to render it a commercially viable product. Other current highly advanced electronic device manufacturing processes contain no out-diffusion steps at all. Because of the problems associated with oxygen precipitates in the active device region, therefore, these electronic device fabricators must use silicon wafers which are incapable of forming oxygen precipitates anywhere in the wafer under their process conditions. As a result, all IG potential is lost.

10 SUMMARY OF THE INVENTION

Among the objects of the invention, therefore, is the provision of a single crystal silicon wafer which, during the heat treatment cycles of essentially any electronic device manufacturing process, will form an ideal, non-uniform depth distribution of oxygen precipitates; the provision of such a wafer which will optimally and reproducibly form a denuded zone of sufficient depth and a sufficient density of oxygen precipitates in the wafer bulk; the provision of such a wafer in which the formation of the denuded zone and the formation of the oxygen precipitates in the wafer bulk is not dependant upon differences in oxygen concentration in these regions of the wafer; the provision of such a process in which the formation of the denuded zone does not depend upon the out-diffusion of oxygen; the provision of such a wafer in which the thickness of the resulting denuded zone is essentially independent of the details of the IC manufacturing process sequence; and the provision of such a wafer in which the formation of the denuded zone and the formation of the oxygen precipitates in the wafer bulk is not influenced by the thermal history and the oxygen concentration of the Czochralski-grown, single crystal silicon ingot from which the silicon wafer is sliced.

Briefly, therefore, the present invention is directed to a single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward the central plane, and a bulk layer which comprises a second region of the wafer between the central plane and the first region. In particular, the wafer has a non-uniform distribution of crystal lattice vacancies with the concentration of vacancies in the bulk layer being greater than the concentration of vacancies in the surface layer and with the vacancies having a concentration profile in which the peak density of the vacancies is at or near the central plane, the concentration generally decreasing from the position of peak density in the direction of the front surface of the wafer.

The present invention is further directed to a single crystal silicon wafer comprising two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, and a circumferential edge joining the front and back surfaces, a front surface layer consisting of the region of the wafer within a distance, D_2 , of no more than about 15 micrometers of the front surface and a bulk layer comprising the region of the wafer between the central plane and the front surface layer. In particular, the bulk layer has a substantially uniform oxygen concentration and a concentration of crystal lattice vacancies such that, upon subjecting the wafer to

an oxygen precipitation heat treatment consisting essentially of annealing the wafer at 800° C for four hours and then at 1000° C for sixteen hours, the wafer will contain oxygen precipitates having a concentration profile in which the peak density of the precipitates in the bulk layer is at or near the central plane with the concentration of the precipitates in the bulk layer generally decreasing in the direction of the front surface layer.

10 The present invention is further directed to a single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back
15 surfaces, and a circumferential edge joining the front and back surfaces. The wafer is characterized in that it comprises a denuded zone which contains interstitial oxygen and which comprises the region of the wafer from the front surface to a distance, D_1 , of at least about 10
20 micrometers measured from the front surface and toward the central plane. The wafer is characterized in that the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 75% of the maximum concentration of interstitial
25 oxygen in the denuded zone.

The present invention is further directed to a process for heat-treating a single crystal silicon wafer to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step, the
30 silicon wafer having a front surface, a back surface, a central plane between the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D , measured from the front surface and toward the central plane, and
35 a bulk layer which comprises the region of the wafer between the central plane and surface layer. The process

comprises the steps of heat-treating the wafer in a non-nitriding atmosphere to form crystal lattice vacancies in the surface and bulk layers, and controlling the cooling rate of the heat-treated wafer to produce a wafer having
5 a vacancy concentration profile in which the peak density is at or near the central plane, with the concentration generally decreasing in the direction of the front surface of the wafer, and the difference in the concentration of vacancies in the surface and bulk layers
10 being such that a thermal treatment of the wafer at a temperature in excess of 750 °C is capable of forming a denuded zone in the surface layer and oxygen clusters or precipitates in the bulk layer, with the concentration of the oxygen clusters or precipitates in the bulk layer
15 being primarily dependant upon the concentration of vacancies.

The present invention is further directed to a process for heat-treating a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the
20 Czochralski method to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step. The silicon wafer has a front surface, a back surface, a central plane between the front and back surfaces, a surface layer which comprises the region
25 of the wafer between the front surface and a distance, D, measured from the front surface and toward the central plane, and a bulk layer which comprises the region of the wafer between the central plane and surface layer. The process comprises the steps of: (i) growing an oxide
30 layer on the front surface of the wafer by heating the wafer in the presence of an oxygen containing ambient, (ii) heat-treating the oxidized wafer at a temperature of at least about 1175 °C to form crystal lattice vacancies in the surface and bulk layers, (iii) cooling the wafer
35 to a temperature of less than 900 °C, and (iv) controlling the cooling rate of the heat-treated

wafer between the heat-treating temperature and 900 °C to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer and the difference in the concentration of vacancies in the surface and bulk layers being such that a thermal treatment of the wafer at a temperature in excess of 750 °C is capable of forming a denuded zone in the surface layer and oxygen clusters or precipitates in the bulk layer with the concentration of the oxygen clusters or precipitates in the bulk layer being primarily dependant upon the concentration of vacancies.

The present invention is further directed to a process for heat-treating a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step. The silicon wafer has a front surface, a back surface, a central plane between the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D, measured from the front surface and toward the central plane, and a bulk layer which comprises the region of the wafer between the central plane and surface layer. The process comprises steps of (i) heat-treating the wafer in an oxygen containing atmosphere to form crystal lattice vacancies in the surface and bulk layers, and (ii) controlling the cooling rate of the heat-treated wafer to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer and the difference in the concentration of vacancies in the surface and bulk layers being such that a thermal treatment of the wafer at a temperature in excess of

750 °C is capable of forming a denuded zone in the surface layer and oxygen clusters or precipitates in the bulk layer with the concentration of the oxygen clusters or precipitates in the bulk layer being primarily

5 dependant upon the concentration of vacancies.

Other objects and features of this invention will be in part apparent and in part pointed out hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Fig. 1 is a schematic depiction of the process of the present invention.

Fig. 2 is a photograph of a cross-section of a wafer (sample 4-7) which was processed as described in Example 1.

15 Fig. 3 is a photograph of a cross-section of a wafer (sample 4-8) which was subjected to the series of steps described in Example 1.

Fig. 4 is a photograph of a cross-section of a wafer (sample 3-14) which was subjected to the series of steps described in Example 1.

20 Fig. 5 is a graph of the log of platinum concentration (atoms/cm³) versus depth from the surface of a wafer (sample 4-7) which was subjected to the series of steps set forth in Example 1.

25 Fig. 6 is a photograph of a cross-section of a wafer (sample 3-4) which was subjected to the series of steps set forth in Example 2.

Fig. 7 is a photograph of a cross-section of a wafer (sample 3-5) which was subjected to the series of steps set forth in Example 2.

30 Fig. 8 is a photograph of a cross-section of a wafer (sample 3-6) which was subjected to the series of steps set forth in Example 2.

35 Fig. 9 is a photograph of a cross-section of a wafer (sample 1-8) which was subjected to the series of steps set forth in Example 3.

FIG. 10 is logarithmic graph of the number density of bulk microdefects (BMD) versus the partial pressure of oxygen present in the atmosphere during rapid thermal annealing of single crystal silicon wafers in accordance with the present invention, as described in Example 4.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In accordance with the present invention, an ideal precipitating wafer has been discovered which, during essentially any electronic device manufacturing process, will form a denuded zone of sufficient depth and a wafer bulk containing a sufficient density of oxygen precipitates for IG purposes. Advantageously, this ideal precipitating wafer may be prepared in a matter of minutes using tools which are in common use in the semiconductor silicon manufacturing industry. This process creates a "template" in the silicon which determines or "prints" the manner in which oxygen will precipitate during the electronic device manufacturing process.

The starting material for the ideal precipitating wafer of the present invention is a single crystal silicon wafer which has been sliced from a single crystal ingot grown in accordance with conventional Czochralski crystal growing methods. Such methods, as well as standard silicon slicing, lapping, etching, and polishing techniques are disclosed, for example, in F. Shimura, Semiconductor Silicon Crystal Technology, Academic Press, 1989, and Silicon Chemical Etching, (J. Grabmaier ed.) Springer-Verlag, New York, 1982 (incorporated herein by reference).

Czochralski-grown silicon typically has an oxygen concentration within the range of about 5×10^{17} to about 9×10^{17} atoms/cm³ (ASTM standard F-121-83). Because the oxygen precipitation behavior of the wafer becomes essentially decoupled from the oxygen concentration in

the ideal precipitating wafer, the starting wafer may have an oxygen concentration falling anywhere within or even outside the range attainable by the Czochralski process.

5 Depending upon the cooling rate of the single crystal silicon ingot from the temperature of the melting point of silicon (about 1410 °C) through the range of about 750 °C to about 350 °C, oxygen precipitate nucleation centers may form in the single crystal silicon
10 ingot from which the wafer is sliced. The presence or absence of these nucleation centers in the starting material is not critical to the present invention provided, however, these centers are capable of being dissolved by heat-treating the silicon at temperatures
15 not in excess of about 1300 °C. Certain heat-treatments, such as annealing the silicon at a temperature of about 800 °C for about four hours, can stabilize these centers such that they are incapable of being dissolved at
20 temperatures not in excess of about 1150 °C. The detection limit for oxygen precipitates is currently about 5×10^6 precipitates/cm³. The presence (or density) of oxygen precipitation nucleation centers cannot be directly measured using presently available techniques. Various techniques may be used, however, to indirectly
25 detect their presence. As previously discussed, preexisting oxygen precipitate nucleation centers in the silicon can be stabilized and precipitates can be grown at these sites by subjecting the silicon to an oxygen precipitation heat treatment. Thus, the presence of
30 these nucleation centers can indirectly be measured after an oxygen precipitation heat treatment, e.g., annealing the wafer at a temperature of 800° C for four hours and then at a temperature of 1000° C for sixteen hours.

35 Substitutional carbon, when present as an impurity in single crystal silicon, has the ability to catalyze the formation of oxygen precipitate nucleation centers.

For this and other reasons, therefore, it is preferred that the single crystal silicon starting material have a low concentration of carbon. That is, the single crystal silicon should have a concentration of carbon which is less than about 5×10^{16} atoms/cm³, preferably which is less than 1×10^{16} atoms/cm³, and more preferably less than 5×10^{15} atoms/cm³.

Referring now to Fig. 1, the starting material for the ideal precipitating wafer of the present invention, single crystal silicon wafer 1, has a front surface 3, a back surface 5, and an imaginary central plane 7 between the front and back surfaces. The terms "front" and "back" in this context are used to distinguish the two major, generally planar surfaces of the wafer; the front surface of the wafer as that term is used herein is not necessarily the surface onto which an electronic device will subsequently be fabricated nor is the back surface of the wafer as that term is used herein necessarily the major surface of the wafer which is opposite the surface onto which the electronic device is fabricated. In addition, because silicon wafers typically have some total thickness variation (TTV), warp and bow, the midpoint between every point on the front surface and every point on the back surface may not precisely fall within a plane; as a practical matter, however, the TTV, warp and bow are typically so slight that to a close approximation the midpoints can be said to fall within an imaginary central plane which is approximately equidistant between the front and back surfaces.

In a first embodiment of the process of the present invention wafer 1 is heat-treated in an oxygen-containing atmosphere in step S₁ to grow a superficial oxide layer 9 which envelopes wafer 1. In general, the oxide layer will have a thickness which is greater than the native oxide layer which forms upon silicon (about 15 Ångstroms); preferably, the oxide layer has a thickness

of at least about 20 Ångstroms and, in some embodiments, at least about 25 Ångstroms or even at least about 30 Ångstroms. Experimental evidence obtained to-date, however, suggests that oxide layers having a thickness
5 greater than about 30 Ångstroms, while not interfering with the desired effect, provide little or no additional benefit.

In step S₂, the wafer is subjected to a heat-treatment step in which the wafers are heated to an
10 elevated temperature to form and thereby increase the number density of crystal lattice vacancies 13 in wafer 1. Preferably, this heat-treatment step is carried out in a rapid thermal annealer in which the wafers are rapidly heated to a target temperature and annealed at
15 that temperature for a relatively short period of time. In general, the wafer is subjected to a temperature in excess of 1150 °C, preferably at least 1175 °C, more preferably at least about 1200 °C, and most preferably between about 1200 °C and 1275 °C.

20 In the first embodiment of the present invention, the rapid thermal annealing step is carried out in the presence of a nitriding atmosphere, that is, an atmosphere containing nitrogen gas (N₂) or a nitrogen-containing compound gas such as ammonia which is capable
25 of nitriding an exposed silicon surface. The atmosphere may thus consist entirely of nitrogen or nitrogen compound gas, or it may additionally comprise a non-nitriding gas such as argon. An increase in vacancy concentration throughout the wafer is achieved nearly, if
30 not immediately, upon achieving the annealing temperature. The wafer will generally be maintained at this temperature for at least one second, typically for at least several seconds (e.g., at least 3), preferably for several tens of seconds (e.g., 20, 30, 40, or 50
35 seconds) and, depending upon the desired characteristics of the wafer, for a period which may range up to about 60

seconds (which is near the limit for commercially available rapid thermal annealers). The resulting wafer will have a relatively uniform vacancy concentration (number-density) profile in the wafer.

5 Based upon experimental evidence obtained to-date, the atmosphere in which the rapid thermal annealing step is carried out preferably has no more than a relatively small partial pressure of oxygen, water vapor and other oxidizing gases; that is, the atmosphere has a total
10 absence of oxidizing gases or a partial pressure of such gases which is insufficient to inject sufficient quantities of silicon self-interstitial atoms which suppress the build-up of vacancy concentrations. While the lower limit of oxidizing gas concentration has not
15 been precisely determined, it has been demonstrated that for partial pressures of oxygen of 0.01 atmospheres (atm.), or 10,000 parts per million atomic (ppma), no increase in vacancy concentration and no effect is observed. Thus, it is preferred that the atmosphere have
20 a partial pressure of oxygen and other oxidizing gases of less than 0.01 atm. (10,000 ppma); more preferably the partial pressure of these gases in the atmosphere is no more than about 0.005 atm. (5,000 ppma), more preferably no more than about 0.002 atm. (2,000 ppma), and most
25 preferably no more than about 0.001 atm. (1,000 ppma).

 In addition to causing the formation of crystal lattice vacancies, the rapid thermal annealing step causes the dissolution of any unstabilized oxygen precipitate nucleation centers which are present in the
30 silicon starting material. These nucleation centers may be formed, for example, during the growth of the single crystal silicon ingot from which the wafer was sliced, or as a consequence of some other event in the previous thermal history of the wafer or of the ingot from which
35 the wafer is sliced. Thus, the presence or absence of these nucleation centers in the starting material is not

critical, provided these centers are capable of being dissolved during the rapid thermal annealing step.

The rapid thermal anneal may be carried out in any of a number of commercially available rapid thermal annealing ("RTA") furnaces in which wafers are individually heated by banks of high power lamps. RTA furnaces are capable of rapidly heating a silicon wafer, e.g., they are capable of heating a wafer from room temperature to 1200 °C in a few seconds. One such commercially available RTA furnace is the model 610 furnace available from AG Associates (Mountain View, CA).

Intrinsic point defects (vacancies and silicon self-interstitials) are capable of diffusing through single crystal silicon with the rate of diffusion being temperature dependant. The concentration profile of intrinsic point defects, therefore, is a function of the diffusivity of the intrinsic point defects and the recombination rate as a function of temperature. For example, the intrinsic point defects are relatively mobile at temperatures in the vicinity of the temperature at which the wafer is annealed in the rapid thermal annealing step whereas they are essentially immobile for any commercially practical time period at temperatures of as much as 700 °C. Experimental evidence obtained to-date suggests that the effective diffusion rate of vacancies slows considerably at temperatures less than about 700 °C and perhaps as great as 800 °C, 900 °C, or even 1,000 °C, the vacancies can be considered to be immobile for any commercially practical time period.

Upon completion of step S₂, the wafer is rapidly cooled in step S₃ through the range of temperatures at which crystal lattice vacancies are relatively mobile in the single crystal silicon. As the temperature of the wafer is decreased through this range of temperatures, the vacancies diffuse to the oxide layer 9 and become annihilated, thus leading to a change in the vacancy

concentration profile with the extent of change depending upon the length of time the wafer is maintained at a temperature within this range. If the wafer were held at this temperature within this range for an infinite period of time, the vacancy concentration would once again become substantially uniform throughout wafer bulk 11 with the concentration being an equilibrium value which is substantially less than the concentration of crystal lattice vacancies immediately upon completion of the heat treatment step. By rapidly cooling the wafer, however, a non-uniform distribution of crystal lattice vacancies can be achieved with the maximum vacancy concentration being at or near central plane 7 and the vacancy concentration decreasing in the direction of the front surface 3 and back surface 5 of the wafer. In general, the average cooling rate within this range of temperatures is at least about 5 °C per second and preferably at least about 20 °C per second. Depending upon the desired depth of the denuded zone, the average cooling rate may preferably be at least about 50 °C per second, still more preferably at least about 100 °C per second, with cooling rates in the range of about 100 °C to about 200 °C per second being presently preferred for some applications. Once the wafer is cooled to a temperature outside the range of temperatures at which crystal lattice vacancies are relatively mobile in the single crystal silicon, the cooling rate does not appear to significantly influence the precipitating characteristics of the wafer and thus, does not appear to be narrowly critical. Conveniently, the cooling step may be carried out in the same atmosphere in which the heating step is carried out.

In step S₄, the wafer is subjected to an oxygen precipitation heat-treatment. For example, the wafer may be annealed at a temperature of 800 °C for four hours and then at a temperature of 1000 °C for sixteen hours. Alternatively and preferably, the wafer is loaded into a

furnace which is at a temperature of about 800 °C as the first step of an electronic device manufacturing process. When loaded into a furnace at this temperature, the previously rapidly thermal annealed wafer will have
5 separate zones which behave differently with respect to oxygen precipitation. In the high vacancy regions (the wafer bulk), oxygen clusters rapidly as the wafer enters the furnace. By the time the loading temperature is reached, the clustering process is finished and a
10 distribution of clusters is reached which depends only upon the initial concentration of vacancies. In the low vacancy regions (near the wafer surfaces), the wafer behaves like a normal wafer which lacks pre-existing oxygen precipitate nucleation centers; that is, oxygen
15 clustering is not observed. As the temperature is increased above 800 °C or if the temperature remains constant, the clusters in the vacancy rich zone grow into precipitates and are thereby consumed, whereas in the vacancy lean zone nothing happens. By dividing the wafer
20 into various zones of vacancy concentration, a template is effectively created through which is written an oxygen precipitate pattern which is fixed the moment the wafer is loaded into the furnace.

As illustrated in Fig. 1, the resulting depth
25 distribution of oxygen precipitates in the wafer is characterized by clear regions of oxygen precipitate-free material (denuded zones) 15 and 15' extending from the front surface 3 and back surface 5 to a depth t , t' , respectively. Between the oxygen precipitate-free
30 regions, 15 and 15', there is a region 17 which contains a substantially uniform density of oxygen precipitates.

The concentration of oxygen precipitates in region 17 is primarily a function of the heating step and secondarily a function of the cooling rate. In general,
35 the concentration of oxygen precipitates increases with increasing temperature and increasing annealing times in

the heating step, with precipitate densities in the range of about 1×10^7 to about 5×10^{10} precipitates/cm³ being routinely obtained.

The depth t , t' from the front and back surfaces, respectively, of oxygen precipitate-free material (denuded zones) 15 and 15' is primarily a function of the cooling rate through the temperature range at which crystal lattice vacancies are relatively mobile in silicon. In general, the depth t , t' increases with decreasing cooling rates, with denuded zone depths of at least about 10, 20, 30, 40, 50, 70 or even 100 micrometers being attainable. Significantly, the depth of the denuded zone is essentially independent of the details of the electronic device manufacturing process and, in addition, does not depend upon the out-diffusion of oxygen as is conventionally practiced.

While the rapid thermal treatments employed in this process of the present invention may result in the out-diffusion of a small amount of oxygen from the surface of the front and back surfaces of the wafer, the amount of out-diffusion is significantly less than what is observed in conventional processes for the formation of denuded zones. As a result, the ideal precipitating wafers of the present invention have a substantially uniform interstitial oxygen concentration as a function of distance from the silicon surface. For example, prior to the oxygen precipitation heat-treatment, the wafer will have a substantially uniform concentration of interstitial oxygen from the center of the wafer to regions of the wafer which are within about 15 microns of the silicon surface, more preferably from the center of the silicon to regions of the wafer which are within about 10 microns of the silicon surface, even more preferably from the center of the silicon to regions of the wafer which are within about 5 microns of the silicon surface, and most preferably from the center of the

silicon to regions of the wafer which are within about 3 microns of the silicon surface. In this context, a substantially uniform oxygen concentration shall mean a variance in the oxygen concentration of no more than about 50%, preferably no more than about 20%, and most preferably no more than about 10%.

Typically, oxygen precipitation heat-treatments do not result in a substantial amount of oxygen outdiffusion from the heat-treated wafer. As a result, the concentration of interstitial oxygen in the denuded zone at distances more than several microns from the wafer surface will not significantly change as a consequence of the precipitation heat-treatment. For example, if the denuded zone of the wafer consists of the region of the wafer between the surface of the silicon and a distance, D_1 (which is at least about 10 micrometers) as measured from the front surface and toward the central plane, the oxygen concentration at a position within the denuded zone which is at a distance from the silicon surface equal to one-half of D_1 will typically be at least about 75% of the peak concentration of the interstitial oxygen concentration anywhere in the denuded zone. For some oxygen precipitation heat-treatments, the interstitial oxygen concentration at this position will be even greater, i.e., at least 85%, 90% or even 95% of the maximum oxygen concentration anywhere in the denuded zone.

In a second embodiment of the present invention, a non-nitriding atmosphere is used instead of the nitriding atmosphere used in the heating (rapid thermal annealing) and cooling steps of the first embodiment. Suitable non-nitriding atmospheres include argon, helium, neon, carbon dioxide, and other such non-oxidizing, non-nitriding elemental and compound gases, or mixtures of such gases. The non-nitriding atmosphere, like the nitriding atmosphere, may contain a relatively small partial

pressure of oxygen, i.e., a partial pressure less than 0.01 atm. (10,000 ppma), more preferably less than 0.005 atm. (5,000 ppma), more preferably less than 0.002 atm. (2,000 ppma); and most preferably less than 0.001 atm. (1,000 ppma).

In a third embodiment of the present invention, step S₁ (the thermal oxidation step) is omitted and the starting wafer has no more than a native oxide layer. When such a wafer is annealed in a nitrogen atmosphere, however, the effect differs from that which is observed when a wafer having an oxide layer which is greater in thickness than a native oxide layer ("enhanced oxide layer") is annealed in nitrogen. When the wafer containing an enhanced oxide layer is annealed, a substantially uniform increase in the vacancy concentration is achieved throughout the wafer nearly, if not immediately, upon reaching the annealing temperature; furthermore, the vacancy concentration does not appear to significantly increase as a function of annealing time at a given annealing temperature. If the wafer lacks anything more than a native oxide layer and if the front and back surfaces of the wafer are annealed in nitrogen, however, the resulting wafer will have a vacancy concentration (number density) profile which is generally "U-shaped" for a cross-section of the wafer; that is, a maximum concentration will occur at or within several micrometers of the front and back surfaces and a relatively constant and lesser concentration will occur throughout the wafer bulk with the minimum concentration in the wafer bulk initially being approximately equal to the concentration which is obtained in wafers having an enhanced oxide layer. Furthermore, an increase in annealing time will result in an increase in vacancy concentration in wafers lacking anything more than a native oxide layer.

Experimental evidence further suggests that this difference in behavior for wafers having no more than a native oxide and wafers having an enhanced oxide layer can be avoided by including molecular oxygen or other oxidizing gas in the atmosphere. Stated another way, when wafers having no more than a native oxide are annealed in a nitrogen atmosphere containing a small partial pressure of oxygen, the wafer behaves the same as wafers having an enhanced oxide layer. Without being bound to any theory, therefore, it appears that superficial oxide layers which are greater in thickness than a native oxide layer serve as a shield which inhibits nitridization of the silicon. This oxide layer may thus be present on the starting wafer or formed, in situ, by growing an enhanced oxide layer during the annealing step.

In accordance with the present invention, therefore, the atmosphere during the rapid thermal annealing step preferably contains a partial pressure of at least about 0.0001 atm. (100 ppma), more preferably a partial pressure of at least about 0.0002 atm. (200 ppma). For the reasons previously discussed, however, the partial pressure of oxygen preferably does not exceed 0.01 atm. (10,000 ppma), and is more preferably less than 0.005 atm. (5,000 ppma), still more preferably less than 0.002 atm. (2,000 ppma), and most preferably less than 0.001 atm. (1,000 ppma).

In other embodiments of the present invention, the front and back surfaces of the wafer may be exposed to different atmospheres, each of which may contain one or more nitriding or non-nitriding gases. For example, the back surface of the wafer may be exposed to a nitriding atmosphere as the front surface is exposed to a non-nitriding atmosphere. Alternatively, multiple wafers (e.g., 2, 3 or more wafers) may be simultaneously annealed while being stacked in face-to-face arrangement;

when annealed in this manner, the faces which are in face-to-face contact are mechanically shielded from the atmosphere during the annealing. Alternatively, and depending upon the atmosphere employed during the rapid thermal annealing step and the desired oxygen precipitation profile of the wafer, the oxide layer may be formed only upon the side of the wafer at which the denuded zone is desired, e.g., front surface 3 of the wafer (see Fig. 1).

The starting material for the process of the present invention may be a polished silicon wafer, or alternatively, a silicon wafer which has been lapped and etched but not polished. In addition, the wafer may have vacancy or self-interstitial point defects as the predominant intrinsic point defect. For example, the wafer may be vacancy dominated from center to edge, self-interstitial dominated from center to edge, or it may contain a central core of vacancy of dominated material surrounded by an axially symmetric ring of self-interstitial dominated material.

If an epitaxial layer is to be deposited upon an ideal precipitating wafer, the process of the present invention may be carried out either before or after the epitaxial deposition. If carried out before, it may be desirable to stabilize the oxygen precipitate nucleation centers in the wafer after the process of the present invention and before the epitaxial deposition. If carried out after, it may be desirable to carry out the process of the present invention in the epitaxial reactor immediately after the epitaxial deposition, provided the cooling rates required by the process of the present invention can be achieved.

The measurement of crystal lattice vacancies in single crystal silicon can be carried out by platinum diffusion analysis. In general, platinum is deposited on the samples and diffused in a horizontal surface with the

diffusion time and temperature preferably being selected such that the Frank-Turnbull mechanism dominates the platinum diffusion, but which is sufficient to reach the steady-state of vacancy decoration by platinum atoms.

5 For wafers having vacancy concentrations which are typical for the present invention, a diffusion time and temperature of 730 °C for 20 minutes may be used, although more accurate tracking appears to be attainable at a lesser temperature, e.g., about 680 °C. In
10 addition, to minimize a possible influence by silicidation processes, the platinum deposition method preferably results in a surface concentration of less than one monolayer. Platinum diffusion techniques are described elsewhere, for example, by Jacob et al., J. Appl. Phys., vol. 82, p. 182 (1997); Zimmermann and
15 Ryssel, "The Modeling of Platinum Diffusion In Silicon Under Non-Equilibrium Conditions," J. Electrochemical Society, vol. 139, p. 256 (1992); Zimmermann, Goesele, Seilenthal and Eichner, "Vacancy Concentration Wafer Mapping In Silicon," Journal of Crystal Growth, vol. 129,
20 p. 582 (1993); Zimmermann and Falster, "Investigation Of The Nucleation of Oxygen Precipitates in Czochralski Silicon At An Early Stage," Appl. Phys. Lett., vol. 60, p. 3250 (1992); and Zimmermann and Ryssel, Appl. Phys. A,
25 vol. 55, p. 121 (1992).

Examples 1 through 4 illustrate the ideal oxygen precipitation process of the present invention. These Examples should therefore not be interpreted in a limiting sense.

30

EXAMPLE 1

Silicon single crystals were pulled by the Czochralski method, sliced and polished to form silicon wafers. These wafers were then subjected to a surface oxidation step (S_1), rapid thermal annealing step in
35 nitrogen or argon (S_2), rapidly cooled (S_3), and subjected

to an oxygen stabilization and growth step (S_4) under the conditions set forth in Table I. The initial oxygen concentration of the wafers (O_i) before steps $S_1 - S_4$, the oxygen precipitate density in the bulk of the wafers after step S_4 (OPD), and the depth of the denuded zone after step S_4 (DZ) are also reported in Table I.

TABLE I

Sample	4-7	4-8	3-14
S_1	15 min at 1,000°C in N_2 + ~1% O_2	15 min at 1,000°C in N_2 + ~1% O_2	none
S_2	35 seconds at 1250°C in N_2	35 seconds at 1250°C in Ar	35 seconds at 1250°C in N_2
S_3	100°C/sec	100°C/sec	100°C/sec
S_4	4 hr at 800°C + 16 hr at 1,000°C in N_2	4 hr at 800°C + 16 hr at 1,000°C in N_2	4 hr at 800°C + 16 hr at 1,000°C in N_2
O_i (atoms/cm ³)	7×10^{17}	6.67×10^{17}	7.2×10^{17}
OPD (atoms/cm ³)	1×10^{10}	4.4×10^9	1.69×10^{10}
DZ (depth in μm)	70	95	0

Figures 2, 3, and 4 show cross-sections of the resulting wafers (these figures are enlargements of photographs taken at a magnification of 200X); sample 4-7 is shown in Fig. 2, sample 4-8 is shown in Fig. 3, and sample 3-14 is shown in Fig. 4.

In addition, the concentration of crystal lattice vacancies in the sample 4-7 was mapped using a platinum diffusion technique. A plot of platinum concentration versus depth from the surface of the wafer (a depth of 0-5 micrometers corresponding to the front side of the wafer) appears in Fig. 5.

EXAMPLE 2

To demonstrate that the process of the present invention is relatively independent of oxygen concentration for Czochralski-grown silicon wafers, three wafers having different oxygen concentrations were subjected to the same series of steps described in Example 1. The conditions for each of these steps, the initial oxygen concentration of the wafers (O_i) before steps $S_1 - S_4$, the oxygen precipitate density (OPD) in the bulk of the wafers after step S_4 , and the depth of the denuded zone (DZ) after step S_4 as measured from the surface of the wafer are reported in Table II. Figures 6, 7, and 8 show cross-sections of the resulting wafers (these figures are enlargements of photographs taken at a magnification of 200X); sample 3-4 is shown in Fig. 6, sample 3-5 is shown in Fig. 7, and sample 3-6 is shown in Fig. 8.

TABLE II

Sample	3-4	3-5	3-6
S ₁	15 min at 1,000°C in N ₂ + -1% O ₂	15 min at 1,000°C in N ₂ + -1% O ₂	15 min at 1,000°C in N ₂ + -1% O ₂
S ₂	35 seconds at 1250°C in N ₂	35 seconds at 1250°C in N ₂	35 seconds at 1250°C in N ₂
S ₃	125°C/sec	125°C/sec	125°C/sec
S ₄	4 hr at 800°C + 16 hr at 1,000°C in N ₂	4 hr at 800°C + 16 hr at 1,000°C in N ₂	4 hr at 800°C + 16 hr at 1,000°C in N ₂
O _i (atoms/cm ³)	6x10 ¹⁷	7x10 ¹⁷	8x10 ¹⁷
OPD (atoms/cm ³)	4x10 ¹⁰	1x10 ¹⁰	6x10 ¹⁰
DZ (depth in μm)	~40	~40	~40

EXAMPLE 3

15 To demonstrate that the process of the present
 invention was relatively independent of the conditions
 used for the oxygen precipitate stabilization and growth
 step (S₄), a wafer (sample 1-8) having the same initial
 oxygen concentration was subjected to the same series of
 20 steps described in Example 2 for sample 3-4 except that a
 proprietary, commercial 16 Mb DRAM process was used as
 the oxygen precipitate stabilization and growth step (S₄).
 Figure 9 shows a cross-section of the resulting wafer
 (this figure is an enlargement of a photograph taken at a
 25 magnification of 200X). After step S₄, samples 1-8 and
 3-4 had comparable bulk oxygen precipitate densities

($7 \times 10^{10}/\text{cm}^3$ for sample 1-8 versus $4 \times 10^{10}/\text{cm}^3$ for sample 3-4) and comparable denuded zone depths (approximately 40 micrometers).

Example 4

5 This example illustrates the trend that may be observed in the density of bulk microdefects (BMD), i.e., the density of oxygen precipitants, and the depth of the denuded zone (DZ) resulting from an increase in the concentration of oxygen in the atmosphere during the
10 heat-treatment. Three different sets of wafers were subjected to rapid thermal annealing under varying process conditions. The wafers in Set A were annealed at 1200°C for 30 seconds under a nitrogen atmosphere; the
15 wafers in Set B were annealed under the same conditions for 20 seconds; and, the wafers in Set C were annealed at 1200°C for 30 seconds under an argon atmosphere. A pre-oxidation step was not performed on any of the wafers in the three sets in this Example.

20 As indicated by Table III, below, the oxygen partial pressure was increased for each wafer within a given Set. Once annealing was completed, the BMD density and DZ depth for each wafer was determined by means standard in the art. The results are present in Table III, below.

Table III

Wafer Set	Oxygen Partial Pressure	BMD Density (defects/cm ³)	DZ Depth (microns)
A	250 ppma	6.14x10 ⁹	70
A	500 ppma	6.24x10 ⁹	80
A	1000 ppma	2.97x10 ⁹	80
A	2000 ppma	7.02x10 ⁸	100
A	5000 ppma	2.99x10 ⁷	ND
A	1x10 ⁶ ppma	6.03x10 ⁶	ND
B	500 ppma	2.59x10 ⁹	80
B	1000 ppma	1.72x10 ⁹	100
B	2000 ppma	9.15x10 ⁸	100
B	5000 ppma	2.65x10 ⁷	ND
B	1x10 ⁶ ppma	2.17x10 ⁶	ND
C	250 ppma	2.65x10 ⁹	90
C	500 ppma	4.03x10 ⁹	70
C	1000 ppma	1.72x10 ⁹	140
C	5000 ppma	1.69x10 ⁸	120

ND = not determined

The above data shows that as the partial pressure of oxygen in the atmosphere increases, the number density of bulk microdefects decreases. In addition, when the oxygen partial pressure reaches 10,000 ppma, the number density of bulk microdefects is indistinguishable from the number density of bulk microdefects which is observed in wafers which have been subjected to an oxygen precipitation heat-treatment without a prior rapid thermal annealing in accordance with the present invention.

In view of the above, it will be seen that the several objects of the invention are achieved.

As various changes could be made in the above compositions and processes without departing from the scope of the invention, it is intended that all matter contained in the above description be interpreted as
5 illustrative and not in a limiting sense.

We claim:

1. A single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, a circumferential edge joining the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward the central plane, and a bulk layer which comprises a second region of the wafer between the central plane and the first region, the wafer being characterized in that

the wafer has a non-uniform distribution of crystal lattice vacancies with the concentration of vacancies in the bulk layer being greater than the concentration of vacancies in the surface layer with the vacancies having a concentration profile in which the peak density of the vacancies is at or near the central plane with the concentration generally decreasing from the position of peak density in the direction of the front surface of the wafer.

2. The wafer of claim 1 wherein D_1 is at least about 20 micrometers.

3. The wafer of claim 1 wherein D_1 is at least about 50 micrometers.

4. The wafer of claim 1 wherein D_1 is between about 30 and about 100 micrometers.

5. The wafer of claim 1 wherein the concentration of interstitial oxygen at distances greater than 3 microns from the wafer surface is at least about 50% of the concentration of interstitial oxygen in the bulk layer.

6. The wafer of claim 1 wherein the concentration of interstitial oxygen at distances greater than 10 microns from the wafer surface is at least about 80% of the concentration of interstitial oxygen in the bulk layer.

7. The wafer of claim 6 wherein D_1 is at least about 20 micrometers.

8. The wafer of claim 6 wherein D_1 is at least about 50 micrometers.

9. The wafer of claim 6 wherein D_1 is between about 30 and about 100 micrometers.

10. The wafer of claim 1 wherein the concentration of interstitial oxygen at distances greater than 15 microns from the wafer surface is at least about 90% of the concentration of interstitial oxygen in the bulk layer.

11. The wafer as set forth in claim 1 wherein the wafer further comprises an epitaxial layer on the wafer surface.

12. A single crystal silicon wafer comprising two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, and a circumferential edge

31

joining the front and back surfaces, a front surface layer consisting of the region of the wafer within a distance, D_2 , of no more than about 15 micrometers of the front surface and a bulk layer comprising the region of the wafer between the central plane and the front surface layer, wherein the bulk layer has a substantially uniform oxygen concentration and a concentration of crystal lattice vacancies such that upon subjecting the wafer to an oxygen precipitation heat treatment consisting essentially of annealing the wafer at 800° C for four hours and then at 1000° C for sixteen hours, the wafer will contain oxygen precipitates having a concentration profile in which the peak density of the precipitates in the bulk layer is at or near the central plane with the concentration of the precipitates in the bulk layer generally decreasing in the direction of the front surface layer.

13. The wafer of claim 12 wherein D_2 is no more than about 10 micrometers.

14. The wafer of claim 12 wherein D_2 is no more than about 5 micrometers.

15. The wafer of claim 12 wherein D_2 is no more than 3 micrometers.

16. The wafer as set forth in claim 12 wherein the wafer further comprises an epitaxial layer on the wafer surface.

17. A single crystal silicon wafer having two major, generally parallel surfaces, one of which is the front surface of the wafer and the other of which is the back surface of the wafer, a central plane between the front and back surfaces, a circumferential edge joining

the front and back surfaces, a denuded zone which comprises the region of the wafer from the front surface to a distance, D_1 , of at least about 10 micrometers measured in the direction of the central plane and which contains interstitial oxygen, the wafer being characterized in that

the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 75% of the maximum concentration of interstitial oxygen in the denuded zone.

18. The wafer of claim 17 wherein D_1 is at least 20 micrometers.

19. The wafer of claim 18 wherein the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 80% of the maximum concentration of interstitial oxygen in the denuded zone.

20. The wafer of claim 18 wherein the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 90% of the maximum concentration of interstitial oxygen in the denuded zone.

21. The wafer of claim 17 wherein D_1 is at least 50 micrometers.

22. The wafer of claim 21 wherein the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 85% of the maximum concentration of interstitial oxygen in the denuded zone.

23. The wafer of claim 21 wherein the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 95% of the maximum concentration of interstitial oxygen in the denuded zone.

24. The wafer of claim 17 wherein D_1 is between 30 and 100 micrometers.

25. The wafer of claim 24 wherein the concentration of interstitial oxygen in the denuded zone at a distance equal to one-half of D_1 is at least about 85% of the maximum concentration of interstitial oxygen in the denuded zone.

26. The wafer of claim 17 wherein the wafer further comprises an epitaxial layer on the wafer surface.

27. A process for heat-treating a single crystal silicon wafer to influence the precipitation behavior of oxygen in the wafer in a subsequent thermal processing step, the silicon wafer having a front surface, a back surface, a central plane between the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D , measured from the front surface and toward the central plane, and a bulk layer which comprises the region of the wafer between the central plane and surface layer, the process comprising the steps of:

heat-treating the wafer in a non-nitriding atmosphere to form crystal lattice vacancies in the surface and bulk layers, and

controlling the cooling rate of the heat-treated wafer to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing

in the direction of the front surface of the wafer and
20 the difference in the concentration of vacancies in the
surface and bulk layers being such that a thermal
treatment of the wafer at a temperature in excess of
750 °C, is capable of forming a denuded zone in the
surface layer and oxygen clusters or precipitates in the
25 bulk layer with the concentration of the oxygen clusters
or precipitates in the bulk layer being primarily
dependant upon the concentration of vacancies.

28. The process of claim 27 wherein said heat-
treatment comprises heating the wafers to a temperature
in excess of about 1175 °C in an oxygen containing
atmosphere for a period of less than 60 seconds with the
5 partial pressure of oxygen being less than about 5,000
ppma.

29. The process of claim 28 wherein said atmosphere
is primarily argon or helium.

30. The process of claim 28 wherein said cooling
rate is at least about 50 °C per second through the
temperature range at which crystal lattice vacancies are
relatively mobile in silicon.

31. The process of claim 28 wherein said cooling
rate is at least about 100 °C per second through the
temperature range at which crystal lattice vacancies are
relatively mobile in silicon.

32. The process of claim 27 wherein said heat-
treatment comprises heating the wafers to a temperature
in excess of about 1200 °C in an oxygen containing
atmosphere with the partial pressure of oxygen being less
5 than about 5,000 ppma.

35

33. The process of claim 32 wherein said atmosphere is primarily argon or helium.

34. The process of claim 32 wherein said cooling rate is at least about 50 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

35. The process of claim 32 wherein said cooling rate is at least about 100 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

36. The process of claim 27 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1175 °C in an oxygen containing atmosphere with the partial pressure of oxygen being less
5 than about 1,000 ppma.

37. The process of claim 36 wherein said atmosphere is primarily argon or helium.

38. The process of claim 36 wherein said cooling rate is at least about 50 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

39. The process of claim 36 wherein said cooling rate is at least about 100 °C per second through the temperature range at which crystal lattice vacancies are relatively mobile in silicon.

40. The process of claim 27 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1200 °C in an oxygen containing

atmosphere with the partial pressure of oxygen being less
5 than about 1,000 ppma.

41. The process of claim 40 wherein said atmosphere
is primarily argon or helium.

42. The process of claim 40 wherein said cooling
rate is at least about 50 °C per second through the
temperature range at which crystal lattice vacancies are
relatively mobile in silicon.

43. The process of claim 40 wherein said cooling
rate is at least about 100 °C per second through the
temperature range at which crystal lattice vacancies are
relatively mobile in silicon.

44. A process for heat-treating a single crystal
silicon wafer sliced from a single crystal silicon ingot
grown by the Czochralski method to influence the
precipitation behavior of oxygen in the wafer in a
5 subsequent thermal processing step, the silicon wafer
having a front surface, a back surface, a central plane
between the front and back surfaces, a surface layer
which comprises the region of the wafer between the front
surface and a distance, D, measured from the front
10 surface and toward the central plane, and a bulk layer
which comprises the region of the wafer between the
central plane and surface layer, the process comprising
the steps of:

growing an oxide layer on the front surface of the
15 wafer by heating the wafer in the presence of an oxygen
containing ambient,

heat-treating the oxidized wafer at a temperature of
at least about 1150 °C to form crystal lattice vacancies
in the surface and bulk layers,

20 cooling the wafer to a temperature of less than
900 °C, and
 controlling the cooling rate of the heat-treated
wafer between the heat-treating temperature and 900 °C to
25 produce a wafer having a vacancy concentration profile in
which the peak density is at or near the central plane
with the concentration generally decreasing in the
direction of the front surface of the wafer and the
difference in the concentration of vacancies in the
surface and bulk layers being such that a thermal
30 treatment of the wafer at a temperature in excess of 750
°C, is capable of forming a denuded zone in the surface
layer and oxygen clusters or precipitates in the bulk
layer with the concentration of the oxygen clusters or
precipitates in the bulk layer being primarily dependant
35 upon the concentration of vacancies.

45. The process of claim 44 wherein the cooling
rate is at least about 50 °C per second.

46. The process of claim 45 wherein said heat-
treatment comprises heating the wafers to a temperature
in excess of about 1200 °C in an oxygen containing
atmosphere with the partial pressure of oxygen being less
5 than about 5,000 ppma.

47. The process of claim 45 wherein said heat-
treatment comprises heating the wafers to a temperature
in excess of about 1200 °C in an oxygen containing
atmosphere with the partial pressure of oxygen being less
5 than about 1,000 ppma.

48. The process of claim 45 wherein said atmosphere
is primarily argon or helium.

49. The process of claim 45 wherein said atmosphere is primarily nitrogen.

50. The process of claim 44 wherein the cooling rate is at least about 100 °C per second.

51. The process of claim 50 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1200 °C in an oxygen containing atmosphere with the partial pressure of oxygen being less
5 than about 5,000 ppma.

52. The process of claim 50 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1200 °C in an oxygen containing atmosphere with the partial pressure of oxygen being less
5 than about 1,000 ppma.

53. The process of claim 50 wherein said atmosphere is primarily argon or helium.

54. The process of claim 50 wherein said atmosphere is primarily nitrogen.

55. A process for heat-treating a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method to influence the precipitation behavior of oxygen in the wafer in a
5 subsequent thermal processing step, the silicon wafer having a front surface, a back surface, a central plane between the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D, measured from the front
10 surface and toward the central plane, and a bulk layer which comprises the region of the wafer between the

central plane and surface layer, the process comprising the steps of:

- 15 heat-treating the wafer in an oxygen containing atmosphere to form crystal lattice vacancies in the surface and bulk layers, and
- 20 controlling the cooling rate of the heat-treated wafer to produce a wafer having a vacancy concentration profile in which the peak density is at or near the central plane with the concentration generally decreasing in the direction of the front surface of the wafer and the difference in the concentration of vacancies in the surface and bulk layers being such that a thermal
- 25 treatment of the wafer at a temperature in excess of 750 °C, is capable of forming a denuded zone in the surface layer and oxygen clusters or precipitates in the bulk layer with the concentration of the oxygen clusters or precipitates in the bulk layer being primarily dependant upon the concentration of vacancies.

56. The process of claim 55 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1175 °C in an oxygen containing atmosphere with the partial pressure of oxygen being less

5 than about 5,000 ppma.

57. The process of claim 56 wherein said atmosphere is primarily argon or helium.

58. The process of claim 56 wherein said atmosphere is primarily nitrogen.

59. The process of claim 56 wherein the cooling rate is at least about 50 °C per second.

60. The process of claim 56 wherein the cooling rate is at least about 100 °C per second.

61. The process of claim 55 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1175 °C in an oxygen containing atmosphere with the partial pressure of oxygen being less than about 1,000 ppma.

62. The process of claim 61 wherein said atmosphere is primarily argon or helium.

63. The process of claim 61 wherein said atmosphere is primarily nitrogen.

64. The process of claim 61 wherein the cooling rate is at least about 50 °C per second.

65. The process of claim 61 wherein the cooling rate is at least about 100 °C per second.

66. The process of claim 61 wherein said heat-treatment comprises heating the wafers to a temperature in excess of about 1200 °C.

67. A process for the preparation of a single crystal silicon wafer having a near-surface region which comprises a denuded zone and a bulk region which comprises oxygen precipitates, the process comprising:

5 subjecting a single crystal silicon wafer to an oxygen precipitation heat-treatment in which the wafer is annealed at a temperature of at least about 800 °C, the silicon wafer having a front surface, a back surface, a central plane between the front and back surfaces, a
10 circumferential edge joining the front and back surfaces, a surface layer which comprises the region of the wafer between the front surface and a distance, D_1 , of at least about 10 micrometers measured from the front surface and toward the central plane, a bulk layer which comprises a

41

- 15 second region of the wafer between the central plane and
the first region, and a non-uniform distribution of
crystal lattice vacancies with the concentration of
vacancies in the bulk layer being greater than the
concentration of vacancies in the surface layer,
20 wherein upon being subjected to oxygen precipitation
heat-treatment oxygen precipitates a denuded zone is
formed in the surface layer and oxygen precipitates are
formed in the bulk layer with the formation of the
denuded zone and the formation of the oxygen precipitates
25 in the wafer bulk is not dependant upon differences in
oxygen concentration in these regions of the wafer.

1/10

FIG. 1




FIG. 2




FIG. 3




FIG. 4



5/10

FIG. 5




FIG. 6




FIG. 7




FIG. 8






FIG. 9



10/10

FIG. 10



INTERNATIONAL SEARCH REPORT

International application No.
PCT/US98/03686

A. CLASSIFICATION OF SUBJECT MATTER		
IPC(6) : HO1L 21/322, 29/12, 29/36; US CL : 257/611, 617, 913.; 437/471, 476, 928. According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) U.S. : 257/607-612, 617, 913.; 437/471-477, 928.		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched foreign documents located in the above classes/subclasses.		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) APS: wafer, lattice, vacant, vacancies, dz, denuded zone, ig, intrinsic gettering, eg, extrinsic gettering.		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,534,294 A (KUBOTA et al) 09 July 1996, figures 1-8.	17-26 and 67
A	US 5,327,007 A (IMURA et al) 05 July 1994, entire document	1-67
A	US 5,445,975 A (GARDNER et al) 29 August 1995, entire document	1-67
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents:	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art *A* document member of the same patent family	
A document defining the general state of the art which is not considered to be of particular relevance		
E earlier document published on or after the international filing date		
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)		
O document referring to an oral disclosure, use, exhibition or other means		
P document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search 23 JUNE 1998	Date of mailing of the international search report 10 AUG 1998	
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230	Authorized officer DAVID HARDY <i>M. Seely</i> Telephone No. (703) 308-4092	

Form PCT/ISA/210 (second sheet)(July 1992)*